

Publications in International Journals

1. Vikas Tiwari and R. K. Nagaria, "Design Techniques for High-Speed and Low Power SAR ADC: A Review", *Journal of Circuits and Systems*, Vol. 34 (12), pp. 2530004 (2025)
2. Vikas Tiwari and R. K. Nagaria, "An energy efficient two-stage dynamic comparator using cascode configured pre-amplifier and common drain latch scheme with low kickback", *Engineering Research Express* Vol. 7 (2) pp. 025362 (2025)
3. Archana Verma, Sanjeev Rai and R. K. Nagaria, "Temperature and Dielectric Influence on Charge Plasma TFET Biosensors for Biomedical Applications", *ECS Journal of Solid State Science and Technology* Vol. 14 pp. 067003 (2025)
4. Ankur Kumar, Naman Garg, R. K. Nagaria, "A low power noise tolerant wide fan-in OR logic domino gate", *Integration*, Vol. 104, (2025)
5. Naveen Kumar Gupta, Garima, Rama Shankar Yadav, R. K. Nagaria, "Energy efficient anchor zone based routing protocol for IoT networks", *Computers and Electrical Engineering*, Vol. 123, Part C, (2025)
6. T. Bajpai, R. K. Nagaria, Sunny and S. Tripathi, "Performance Analysis of WSe₂ and MXene Nanocomposite-Based Flexible Photodetector," in *IEEE Photonics Technology Letters*, vol. 37, no. 6, pp. 345-348, (2025)
7. Naveen Kumar Gupta, Garima, Rama Shankar Yadav, Rajendra Kumar Nagaria, Energy efficient anchor zone-based routing protocol for IoT networks, *Computers and Electrical Engineering*, Volume 123, Part C, 2025, 110144, ISSN 0045-7906.
8. T. Bajpai, S. Tripathi, A. K. Dwivedi, R. K. Nagaria and S. Tripathi, "WSe₂ and MoS₂ Nanocomposite-Based Efficient Broadband Photodetector," in *IEEE Photonics Technology Letters*, vol. 36, no. 18, pp. 1101-1104, 15 Sept.15, 2024.
9. Tulika Bajpai, Ajay Kumar Dwivedi, R.K. Nagaria, Shweta Tripathi, "High performance Al/WSe₂/CuO/ITO structure based broadband photodetector", *Sensors and Actuators A: Physical*, Volume 375, 2024.
10. T. Bajpai, A. K. Dwivedi, R. K. Nagaria and S. Tripathi, "High Performance Er doped ZnO(EZO)/WSe₂ Heterostructure based Wideband Photodetector," in *IEEE Journal on Flexible Electronics*
11. Tulika Bajpai, Ajay Kumar Dwivedi, R. K. Nagaria, Shweta Tripathi, "Red phosphorus/WSe₂ heterojunction based self-powered UV photodetector", *Optical and Quantum Electronics* 56, 335 (2024).
12. Tulika Bajpai, Ajay Kumar Dwivedi, R. K. Nagaria, Shweta Tripathi, "High performance WSe₂ and CuO heterojunction-based photodetector for wearable devices", *Optical Materials*, Volume 143, 2023.

13. Priyanka Singh, Vikas Tiwari, Rajendra Kumar Nagaria, "Study of Analog Filters Employing Current-Mode Active Elements Suitable for Biomedical Applications" Opto-VLSI Devices and Circuits for Biomedical and Healthcare Applications, CRC Press, Taylor & Francis.
14. R. K. Nagaria, V. S. Tripathi, Carlos Ruiz Zamarreno and Yogendra Kumar Prajapati, Lecture Notes in Electrical Engineering (LNEE, volume 1024), 5th International Conference Proceeding of VLSI Communication and Signal Processing (VCAS-2022), Springer Nature Singapore Pte Ltd. (Book Edited)
15. Virat Mathur, Vikas Tiwari and R.K. Nagaria, "Study of High-Speed Low Power Sigma-Delta Analog to Digital Converter" in Lecture Notes in Electrical Engineering (LNEE, volume 1024), International Conference Proceeding of VLSI Communication and Signal Processing (VCAS-2022), Springer Nature Singapore Pte Ltd.
16. Kumar Shubham, Vikas Tiwari and R.K. Nagaria, "Design of Low power High Performance SAR Analog to Digital Converter based on MOS Capacitor DAC Structure," in Lecture Notes in Electrical Engineering (LNEE, volume 1024), International Conference Proceeding of VLSI Communication and Signal Processing (VCAS-2022), Springer Nature Singapore Pte Ltd.
17. Vikas Tiwari and R. K. Nagaria, "Review of the SAR ADC's Energy-Efficient Switching Scheme" in Lecture Notes in Electrical Engineering (LNEE, volume 1024), International Conference Proceeding of VLSI Communication and Signal Processing (VCAS-2022), Springer Nature Singapore Pte Ltd.
18. A. Kumar and R. K. Nagaria, "Reduction of variation and leakage in wide fan-in OR Logic domino gate." Integration, the VLSI Journal, Vol. 89, 229-240, (2023).
19. N. K. Gupta, R. S. Yadav, R. K. Nagaria, D. Gupta, A. M. Tripathi, & O. J. Pandey, (2023). "Anchor-based void detouring routing protocol in three dimensional IoT networks." Computer Networks, 227, 109691, (2023).
20. Sankit Ramkrishna Kassa, Neeraj Kumar Misra, Rajendra Nagaria, "Design, Synthesis and Assessment of QCA primitives of 5-input Majority gate in field-coupled QCA Nanotechnology", Optik, Volume 271, 2022, 170059, ISSN 0030-4026.
21. Priyanka Singh and R. K. Nagaria, "Low voltage EX-CCCII based on quasi-floating gate technique and its application as precision rectifier," AEU-International Journal of Electronics and Communications, (2022), 155, 154378.
22. Priyanka Singh and R. K. Nagaria, "Electronically Tunable Current Mode Instrumentation Amplifier employing Single DV-EXCCCII," IETE Journal of Research, DOI: 10.1080/03772063.2022.2143443.
23. Ankur Kumar, Naman Garg, Devvrat Tyagi and R. K. Nagaria, "Variations-Tolerant Low Power Wide Fan-In OR Logic Domino Circuit," International Journal of Information Technology, Springer, 15, 487-497 (2023).
24. Priyanka Singh and R. K. Nagaria, "Voltage mode and Transadmittance mode First order Universal Filter employing DV-EXCCCII," Australian Journal of Electrical and Electronics Engineering, (2022), 19(4), 396-406.
25. Priyanka Singh and R. K. Nagaria, "First order universal filters employing single DV-EXCCCII," International Journal of Electronics Letters, DOI: 10.1080/21681724.2022.2087913

26. Priyanka Singh and R. K. Nagaria, "Single EX-CCCII Based Electronically Tunable Current Mode Instrumentation Amplifier", *Engineering Review*, Vol. 42, No. 3, 2022.
27. P. Singh and R. Kumar Nagaria, "DV-EXCCCII Based Resistor-Less Current-Mode Universal Biquadratic Filter", *Advances in Technology Innovations*, vol. 8, no. 1, pp. 12-28, Jan. 2023.
28. Ankur Kumar, and R. K. Nagaria, "A Novel Method to Control Leakage and Noise in Domino Circuit for Wide Fan-in OR Logic," *Journal of Circuits, Systems and Computers*, Vol. 31, No. 03, p.2250055, 2022.
29. Ankur Kumar, Sajal Agarwal, Vikrant Varshney, Abhilasha Jain and R. K. Nagaria, "A Study of Leakage and Noise Tolerant Wide Fan-in OR Logic Domino Circuits", *Nanotechnology: Device Design and Applications*, CRC Press, Taylor and Francis.
30. Pratosh K Pal, A K Dubey, R K Chauhan, R K Nagaria, "A 0.18 μm $\beta\text{-Ga2O3}$ MOSFET Using $\text{Al2O3}/\text{HfO2}/\text{SiO2}$ Gate Dielectric for Low-VTH High-Power Electronics Applications" In: *Recent Trends in Electronics and Communication. Lecture Notes in Electrical Engineering*, vol 777. Springer, Singapore, 2022. https://doi.org/10.1007/978-981-16-2761-3_88
31. Priyanka Singh, Vikrant Varshney, Ankur Kumar, and R. K. Nagaria. "DV-EXCCCII based Electronically Tunable Current mode filter." In: *Recent Trends in Electronics and Communication. Lecture Notes in Electrical Engineering*, vol 777. Springer, Singapore, 2022.
32. Priyanka Singh, Vikrant Varshney, Ankur Kumar, and R. K. Nagaria. "DV-EXCCCII based Electronically Tunable Voltage Mode All Pass Filter." In: *Recent Trends in Electronics and Communication. Lecture Notes in Electrical Engineering*, vol 777. Springer, Singapore, 2022.
33. Avaneesh K. Dubey, Vikrant Varshney, Ankur Kumar, Pratosh K. Pal, and R. K. Nagaria. "Low-Power Enhanced Speed Two-Tail Dynamically Controlled Comparator Suitable for Subthreshold CMOS Circuits." In: *Recent Trends in Electronics and Communication. Lecture Notes in Electrical Engineering*, vol 777. Springer, Singapore, 2022.
34. Ankur Kumar, Pratosh K Pal, Vikrant Varshney, Avaneesh K. Dubey, and R. K. Nagaria "Leakage Tolerant Low Power Wide Fan-in OR-logic Domino Circuit", In: Harvey D., Kar H., Verma S., Bhadauria V. (eds) *Advances in VLSI, Communication, and Signal Processing. Lecture Notes in Electrical Engineering*, vol 683. Springer, Singapore, 2021.
35. Avaneesh K. Dubey, Vikrant Varshney, Ankur Kumar, Pratosh K Pal, and R. K. Nagaria "Design and performance of High-Speed CMOS Double tail Dynamic Comparator suitable for Mixed-Signal ICs," *Advances in VLSI, Communication, and Signal Processing. Lecture Notes in Electrical Engineering*, vol 683. Springer, Singapore, 2021.
36. S.R. Kassa, N.K. Misra, and R. Nagaria, "Forced stack sleep transistor (FORTRAN): A new leakage current reduction approach in CMOS based circuit designing." *Facta Universitatis, Series: Electronics and Energetics*, Vol. 34(2), pp.259-280, 2021.
37. Gupta, Naveen Kumar, Yadav, Rama Shankar, Nagaria, Rajendra Kumar and Gupta, Deepak. "An Angular 3D Path Selection Protocol in Wireless Sensor Networks" *Open Computer Science*, vol. 11, no. 1, pp. 190-207, 2021.
38. Varshney, Vikrant, Avaneesh K. Dubey, and R. K. Nagaria. "Design and Performance of High-Speed Energy-Efficient CMOS Double Tail Dynamic Latch Comparator Using GACOBALOAD"

Suitable for Low Voltage Applications." *Journal of Circuits, Systems and Computers*, pp. 2150191, 2021.

39. Priyanka Singh, and R. K. Nagaria. "Electronically tunable DV-EXCCCII-based universal filter." *International Journal of Electronics Letters*, (2020), 9(3), 301-317.
40. Vikrant Varshney, and Rajendra Kumar Nagaria, "Design and Analysis of Ultra High-Speed Low-Power Double Tail Dynamic Comparator using Charge Sharing Scheme." *AEU-International Journal of Electronics and Communications*, Vol. 116, (2020): 153068(1-15). ISSN: 1434-8411.
41. Pratosh Kumar Pal, and R. K. Nagaria, "A Sub-1 V nanopower subthreshold current and voltage reference using current subtraction technique and cascoded active load," *Integration, the VLSI Journal*, Vol. 71 (2020), pp. 115-124. ISSN: 0167-9260.
42. Vikrant Varshney, and R. K. Nagaria, "An Unbalanced Clock Based Dynamic Comparator: A High-Speed Low-Offset Design Approach for ADC Applications," *Advances in Electrical and Electronic Engineering*, Vol. 17, no. 4 (2019), pp. 446-458. ISSN: 1804-3119.
43. Naveen Kumar Gupta, Rama Shankar Yadav, and Rajendra Kumar Nagaria, "3D Geographical Routing in Wireless Ad Hoc and Sensor Networks: An Overview", *Wireless Networks*, 2019 pp.1-18. ISSN 1572-8196 (online).
44. Avaneesh K. Dubey, and R.K. Nagaria, "Low-power high-speed CMOS double tail dynamic comparator using self-biased amplification stage and novel latch stage," *Analog Integrated Circuits and Signal Processing*, Vol. 28, no. (09), 2019: 1950157. ISSN:1573-1979.
45. Pratosh Kumar Pal, and R.K. Nagaria, "A Low-Power, Sub-1-V All-MOSFET Subthreshold Voltage Reference Using Body Biasing." *Journal of Circuits, Systems and Computers*, Vol. 28, No. (13), 2019: 1950215. ISSN 1793-6454.
46. Pratosh Kumar Pal, and R. K. Nagaria, "A Low Power Low Supply MOS-Only Subthreshold Voltage Reference for Wide Temperature Range," *Advances in Electrical and Electronic Engineering*, Vol. 17, no. 2 (2019), pp. 167-178. ISSN: 1804-3119.
47. Ankur Kumar, and R.K. Nagaria, "A new process variation and leakage-tolerant domino circuit for wide fan-in OR gates," *Analog Integrated Circuits and Signal Processing*, pp.1-17. ISSN:1573-1979.
48. S.R. Kassa, R.K. Nagaria and R. Karthik, "Energy efficient neoteric design of a 3-input majority gate with its implementation and physical proof in quantum dot cellular automata." *Nano communication networks*, Vol. 15, (2018), pp. 28-40. ISSN:1878-7789.
49. Ankur Kumar, and R. K. Nagaria. "A new leakage-tolerant high-speed comparator-based domino gate for wide fan-in OR logic for low power VLSI circuits." *Integration, the VLSI Journal*, Vol. 63 (2018), pp. 174-184. ISSN: 0167-9260.
50. Avaneesh K. Dubey, and R. K. Nagaria, "Design and analysis of an Energy-efficient High-Speed CMOS Double tail Dynamic Comparator with reduced kickback noise effect", *Journal of Circuits, Systems and Computers (JCSC)*, Vol. 28, No. 9 (2019) 1950157 (18 pages), ISSN 1793-6454.
51. Avaneesh K. Dubey, and R. K. Nagaria. "Enhanced Gain Low-Power CMOS Amplifiers: A Novel Design Approach Using Bulk-Driven Load and Introduction to GACOBTA Technique." *Journal of*

Circuits, Systems and Computers (JCSC), Vol. 27, No. 13 (2018) 1850204 (17 pages). ISSN (print): 0218-1266 | ISSN (online): 1793-6454.

52. Avaneesh K. Dubey, and R.K. Nagaria, "Optimization for offset and kickback-noise in novel CMOS double-tail dynamic comparator: A low-power, high-speed design approaches using bulk-driven load," *Microelectronics Journal*, Volume 78, 2018, Pages 1-10, ISSN 0026-2692.
53. Sankit R Kassa, R. K. Nagaria, "A Novel Design for 4-Bit Code Converters in Quantum Dot Cellular Automata", *Journal of Low Power Electronics*, Volume 13, No. 3, pp. 482-488, 2017, ISSN: 1546-1998.
54. Sankit R Kassa, R. K. Nagaria, "An innovative low power Full Adder design in Nano Technology based Quantum Dot Cellular Automata," *Journal of Low Power Electronics*, Volume 12, No. 2, pp. 107-111, June 2016, ISSN:1546-1998.
55. Sankit R Kassa, R. K. Nagaria, "Leakage Control Transistor (LECTRA): A novel Approach for Leakage Reduction in Low Power VLSI Design," *Journal of Active and Passive Electronic Devices (JAPED)*, Vol. 11, No. 1, pp. 53-77, March 2016, ISSN: 1555-0281.
56. Sankit R Kassa, R. K. Nagaria, "A novel design of quantum dot cellular automata 5-input majority gate with some physical proofs", *Journal of Computational Electronics*, Springer Publication, Vol. 15, No. 1, pp.324-334, March 2016, ISSN: 1569-8025.
57. Shipra Upadhyay, R.A. Mishra and R.K. Nagaria, "Performance analysis of modified QSERL circuit," *International Journal of VLSI design & Communication Systems (VLSICS)*, Vol.4, No.4, pp. 19-30, August 2013, ISSN: 0976-1527.
58. Shipra Upadhyay, R. K. Nagaria and R. A. Mishra, "Performance improvement of GFCAL circuits," *International Journal of Computer Applications*, Vol.78, No.5, pp. 29-37, September 2013, ISSN:0975-8887.
59. Shipra Upadhyay, R. A. Mishra, R. K. Nagaria, S.P. Singh and Amit Shukla, "Triangular power supply based adiabatic logic circuits," *World Applied Sciences Journal (WASJ)*, Vol. 24, No. 4, pp. 444-450, August 2013, ISSN: 1818-4952.
60. Shipra Upadhyay, R. K. Nagaria and R. A. Mishra, "Low-power adiabatic computing with improved quasi static energy recovery logic," *VLSI Design*, Vol. 2013, Article ID-726324, pp. 1-9, August 2013, ISSN: 1065-514X.
61. Shipra Upadhyay, R.A. Mishra, R. K. Nagaria and S. P. Singh, "DFAL: Diode free adiabatic logic circuits," *ISRN Electronics*, Vol. 2013, pp. 1-12, 2013, ISSN: 2356-7872.
62. Amit Kumar Pandey, Jayant Tiwari, Ram Awadh Mishra, Rajendra Kumar Nagaria and Manish Tiwari, "Design of new low leakage power domino XOR circuit", *International Journal of Computer Applications*, Vol.65, No.1, pp.28-32, March 2013, ISSN: 0975-8887.
63. Amit Kumar Pandey, Ram Awadh Mishra, and Rajendra Kumar Nagaria, "Static switching dynamic buffer circuit," *Journal of Engineering*, Vol.2013, Article Id 646214, pp.1-11, March 2013, ISSN: 2314-4904.
64. Amit Kumar Pandey, Ram Awadh Mishra and Rajendra Kumar Nagaria, "Performance analysis of novel domino XNOR gate in sub 45nm CMOS technology", *World Scientific and Engineering Academy and Society (WSEAS)*, *Journal of Circuit and System* Vol.12, No.2, pp.48-57, February 2013, ISSN: 1109-2734.

65. Amit Kumar Pandey, Vivek Mishra, Ram Awadh Mishra, Rajendra Kumar Nagaria and V. K. Rao, "Design of a low power domino buffer circuit," *The Mediterranean Journal of Electronics and Communication* Vol.9, No.1, pp.485-493, January 2013, ISSN:1744-2400.
66. Amit Kumar Pandey, Ram Awadh Mishra, and Rajendra Kumar Nagaria, "Leakage power analysis of domino XOR gate," *ISRN Electronics*, Vol.2013, Article Id 271316, pp.1-7, January 2013, ISSN: 2356-7872.
67. Amit Kumar Pandey, Vivek Mishra, Ram Awadh Mishra, Rajendra Kumar Nagaria and V. K. Rao, "Conditional precharge dynamic buffer circuit," *International Journal of Computer Applications*, Vol.60, No.6, pp.45-52, December 2012, ISSN: 0975-8887.
68. Amit Kumar Pandey, Ram Awadh Mishra, and Rajendra Kumar Nagaria, "Low power dynamic buffer circuits", *International Journal of VLSI Design & Communication Systems (VLSICS)*, Vol.3, No.5,53-65, October 2012, ISSN: 0976-1527.
69. Pankaj Kumar Sharma & R. K. Nagaria, "An SLM based PAPR Reduction Method using New Volterra Predistorter Model in the OFDM System," *WSEAS Transactions on Communications*, Vol. 11, No. 10, pp. 367-374, October 2012, ISSN:2224-2864.
70. Shipra Upadhyay, R. K. Nagaria, and R.A. Mishra, "Complementary Energy Path Adiabatic Logic based Full Adder Circuit", *Journal of World Academy of Science, Engineering & Technology (WASET)*, Vol.66, pp. 161-166, June 2012, ISSN:2010-3778.
71. Subodh Wairya, Rajendra Kumar Nagaria and Sudarshan Tiwari, "Comparative Performance Analysis of XOR-XNOR Function based High- Speed CMOS Full Adder Circuits for Low Voltage VLSI Design", *International Journal of VLSI Design and Communication Systems (VLSICS)*, Vol.3, No.2, pp. 221-242, April 2012, ISSN: 0976-1527.
72. Subodh Wairya, Rajendra Kumar Nagaria and Sudarshan Tiwari, "Performance Analysis of High-Speed Hybrid CMOS Full Adder Circuits for Low Voltage VLSI Design," *VLSI Design*, Vol. 2012, Article ID 173079, pp. 1-18, 2012, ISSN: 1065514X.
73. Pankaj Kumar Sharma, R. K. Nagaria and T. N. Sharma, "Enhancement of Power Efficiency in OFDM System by SLM with Pre-distortion Technique," *Journal of Telecommunications & Information Technology (JTIT)*, Vol. 4, pp. 86-91, 2011, ISSN: 1509-4553.
74. B. Mohapatra, R.K. Nagaria and S. Tiwari, "Guaranteed Protection in Survivable WDM Mesh Networks- New ILP Formulations for Link Protection and Path Protection", *Journal of Telecommunication & Information Technology (JTIT)*, Vol. 4, pp. 108-114, 2011, ISSN: 1509-4553.
75. Subodh Wairya, Rajendra Kumar Nagaria and Sudarshan Tiwari, "New Design Methodologies for High Speed Mixed- Mode CMOS Full Adder Circuits", *International Journal of VLSI Design and Communication Systems (VLSICS)*, Vol.2, No.2, pp. 78-98, June 2011, ISSN: 0976-1527.
76. Subodh Wairya, Rajendra Kumar Nagaria and Sudarshan Tiwari, "New Design Methodologies for High-Speed Low-Voltage 1 Bit CMOS Full Adder Circuits", *International Journal of Computer Technology and Application (JCTA)*, Vol. 2, No.3, pp. 190- 198, 2011, ISSN: 1934-7332.

77. B. Mohapatra, R. K. Nagaria and S. Tiwari, "Performance Analysis of Restoration Schemes in Survivable WDM Mesh Networks," *International Journal of Recent Trends in Engineering (IJRTE)*, Vol.3, No.1, pp.65-69, July 2010, ISSN: 2455-1457.
78. H. K. Singh, S. Agarwal, S. Singh, B. Mohapatra, R. K. Nagaria and S. Tiwari, "Performance Comparison of Protection Strategies in WDM Mesh Networks," *Journal of Telecommunications & Information Technology (JTIT)*, Vol. 1, pp. 62- 69, 2010, ISSN: 1509-4553.
79. Sorabh Kamthey, T. N. Sharma, R. K. Nagaria and S. Wairya, "A Novel Design for Testability of Multiple Precharged Domino CMOS Circuits," *World Applied Sciences Journal (Special Issue of Computer & IT)*, Vol.7, pp. 175-181, 2009, ISSN: 1818-4952.
80. Pankaj Kumar Sharma, R. K. Nagaria and T. N. Sharma, "Power Efficiency Improvement in OFDM System using SLM with Adaptive Nonlinear Estimator", *World Applied Sciences Journal (Special Issue of Computer & IT)*, Vol.7, pp. 145- 151, 2009, ISSN: 1818-4952.
81. Adarsh Kumar Agrawal, S. Wairya, R. K. Nagaria and S. Tiwari, "A New Mixed Gate Diffusion Input Full Adder Topology for High-Speed Low Power Digital Circuits", *World Applied Sciences Journal (Special Issue of Computer & IT)*, Vol.7, pp. 138-144, 2009, ISSN: 1818-4952.
82. Baibaswata Mohapatra, Rajendra K. Nagaria and Sudarshan Tiwari, "A Review of Survivable WDM Optical Networks for Unicast and Multicast Traffic," *International Journal of Computer Sciences and Engineering Systems (IJCSES)*, Vol.3, No.3, pp.257- 264, August 2009, ISSN: 0973-4406.
83. Shiv Shankar Mishra, S. Wairya, R. K. Nagaria, and S. Tiwari, "New Design Methodologies for High-Speed Low Power XOR-XNOR Circuits", *Journal of World Academy of Science, Engineering & Technology (WASET)*, Vol.55, No.35, pp. 200-206, July 2009, ISSN: 2010-3778.
84. R. K. Nagaria, "On the New Design of CFA based Voltage Controlled Integrator/ Differentiator Suitable for Analog Signal Processing," *WSEAS Trans. on Electronics*, Issue 6, Vol. 5, pp. 232-237, June 2008, ISSN: 1109-9445.
85. R. K. Nagaria, M. Gopi Krishna and Rakesh Kr. Singh, "Comparative Performance of Low Voltage CMOS-CFOA Suitable for Analog VLSI," *WSEAS Trans. on Electronics*, Issue6, Vol. 5, pp. 226-231, June 2008, ISSN: 1109-9445.
86. R.K. Nagaria and Rakesh Kumar Singh, "Realization of linear voltage-controlled sinusoid oscillator/ immittance functions using current feedback amplifier," *Journal of Active & Passive Electronic Devices (JAPED)*. Vol. 6, No.1-2, pp. 109-117, March 2011, ISSN: 1555-0281.
87. R. K. Nagaria, Rakesh Kumar Singh and Subodh Wairya, "On the new design of sinusoid voltage-controlled oscillators using multiplier in CFA based double integrator loop," *Journal of Circuits, Systems and Computers (JCSC)*, Vol. 19, No.5, pp. 939-948, Aug, 2010. ISSN: 0218-1266.
88. R. Nandi, A. Goswami, R.K. Nagaria and S. K. Sanyal, "Voltage- tunable differential integrator and differentiator using current feedback amplifier," *IEICE Trans. on Electronics (Japan)*, Vol. 86-C, No.11, pp.2329-2331, Nov. 2003, ISSN: 1745-1353.
89. P. Venkateswaran, R.K. Nagaria, S.K. Sanyal and R. Nandi, "Dual- input single- tunable integrators / differentiators using current feedback amplifier," *International Journal of Electronics (IJE)*, Vol.90, No.2, pp.109-115, 2003, ISSN: 0020-7217.

90. R.K. Nagaria, P. Venkateswaran, S.K. Sanyal, and R. Nandi, "New simple integrators and differentiators using current feedback amplifiers," *Frequenz: Journal of Telecommunications (Germany)*, Vol.57, pp.119-122, May/June 2003, ISSN: 0016-1136.

Publications in International Conferences

1. Naveen Kumar Gupta, Apeksha Aggarwal, Rama Shankar Yadav, Rajendra Kumar Nagaria, "Self Organize Anchor Group based Routing Protocol for IoT Initial Setup", Accepted and presented in 17th International Conference on COMmunication Systems & NETworkS (COMSNETS 2025) January 6 - 10, 2025 Bengaluru, India.
2. Tulika Bajpai, Rajendra Kumar Nagaria and Shweta Tripathi, "Wse2: ZnO Nanocomposite Based UV Photodetector With PMMA (HTL) and PCBM (ETL)," IEEE TENCON 2024, December 1-4, 2024, Marina Bay Sands, Singapore.
3. Vikas Tiwari and R. K. Nagaria, "Low power SAR ADC for biomedical application", Integrated Circuits, Communication, and Computing Systems (ICIC3S-2024), IIIT Una (H.P.), 08 June 2024.
4. Ankur Goyal, Vikas Tiwari and R. K. Nagaria, "STUDY OF HIGH-SPEED LOW POWER DYNAMIC COMPARATOR FOR CMOS MIXED SIGNAL APPLICATIONS", 6th International Conference on VLSI, Communication and Signal Processing, MNNIT Allahabad, Prayagraj (U.P.)-2023.
5. Mihir Vaghela and Rajendra Nagaria, "The Impact of Fin Shape Variation on Accumulation-Mode Bulk FinFETs' Analog and RF Performance for Different Dielectrics", in Fourth International Conference on VLSI, Communication and Signal Processing (VCAS-2021), MNNIT Allahabad, Prayagraj (U.P.), 24-26 September 2021.
6. A. Mukherjee and R. K. Nagaria, "A Comparative Study of various High-K Dielectric Materials as Gate Oxide Layer on TG FinFET," IEEE 2nd Global Conference for Advancement in Technology (GCAT-2021), Nagarjuna College of Engineering & Technology (NCET), Bangalore, pp. 1-4, 1-3 Oct 2021.
7. Naveen Kumar Gupta, Rama Shankar Yadav, and Rajendra Kumar Nagaria, "Anchor Based Geographical Routing in WSN," 9th International Conference on Software and Computer Applications, (ICSCA-2020), at Langkawi, Malaysia, 18-21 February 2020.
8. Avaneesh K. Dubey, Pratosh K. Pal, Vikrant Varshney, Ankur Kumar, and R.K. Nagaria, "Impact of Channel Doping Fluctuation and Metal Gate Work Function Variation in FD-SOI MOSFET for 5nm BOX Thickness", In 3rd IEEE International Conference on Information and Communication Technology (CICT), IIIT Allahabad, Dec 2019.
9. Priyanka Singh, Vikrant Varshney, Ankur Kumar, and R.K. Nagaria, "Electronically Tunable First Order Universal Filter based on CCDDCCTA," In 3rd IEEE International Conference on Information and Communication Technology (CICT), IIIT Allahabad, Dec 2019. (Accepted and presented).
10. Vikrant Varshney, Ankur Kumar, Avaneesh K. Dubey, Priyanka Singh, and R.K. Nagaria, "A High-Speed Energy-Efficient CMOS Dynamic Latch Comparator for Low-Voltage Applications", 6th IEEE Uttar Pradesh Section International Conference on Electrical, Computer and Electronics (UPCON), pp. 1-6, 2019.

11. Ankur Kumar, Vikrant Varshney, Priyanka Singh, and R.K. Nagaria, "A variation and noise tolerant wide fan-in OR-Logic Domino circuit", 6th IEEE Uttar Pradesh Section International Conference on Electrical, Computer and Electronics (UPCON), pp. 1-6, 2019.
12. Naveen Kumar Gupta, Rama Shankar Yadav, and Rajendra Kumar Nagaria, "Energy Efficient Angle based Route Selection in 3D Wireless Sensor Networks", Proceedings of the 58th SICE Annual Conference (SICE-2019), Page no. 388-393, at Hiroshima Japan, 10-13 September 2019.
13. Avaneesh K. Dubey, Pratosh K Pal, Vikrant Varshney, Ankur Kumar, and R. K. Nagaria "Design and Performance of High-speed Low-Offset CMOS Double-Tail Dynamic Comparators using Offset Control scheme," 9th IEEE Annual International Conference on Information Technology, Electromechanical and Microelectronics (IEMECON), at University of Engineering and Management, Jaipur, 13-15 March 2019.
14. Naveen Kumar Gupta, R. S. Yadav, and R. K. Nagaria "Void Handling in 3D Wireless Sensor Networks", 15th IEEE International Conference on Computer, Electrical and Electronics (INDICON), Amrita Vishwa Vidyapeetham Coimbatore, India, 16-18 December 2018.
15. Pratosh K Pal, Avaneesh K. Dubey, Ankur Kumar, Vikrant Varshney and R. K. Nagaria "A 0.55V, 28.6ppm/oC Nanopower Subthreshold Voltage Reference with Body Biasing", 15th IEEE International Conference on Computer, Electrical and Electronics (INDICON), Amrita Vishwa Vidyapeetham Coimbatore, India, 16-18 December 2018.
16. Ankur Kumar, Vikrant Varshney, Pratosh K Pal and R. K. Nagaria, Avaneesh K. Dubey "A Modified High-Speed Domino with Low Leakage for Wide Fan-in Domino OR-Gate", 15th IEEE International Conference on Computer, Electrical and Electronics (INDICON), Amrita Vishwa Vidyapeetham Coimbatore, India, 16-18 December 2018.
17. Manav Bansal, Ankur Kumar, Priyanka Singh and R. K. Nagaria, "A Novel 10T SRAM cell for Low Power Applications", 5th IEEE Proc. Uttar Pradesh Section International Conference on Electrical, Computer and Electronics (UPCON) MMM University of Technology, Gorakhpur (UP) India, pp. 50, Nov. 2-4, 2018.
18. Vikrant Varshney, Avaneesh K. Dubey, Ankur Kumar, Pratosh K Pal, and R. K. Nagaria "Design of Power Efficient Low-Offset Dynamic Latch Comparator using 90nm CMOS Process", 3rd IEEE International Conference on Innovative Applications of Computational Intelligence on Power, Energy and Controls with their Impact on Humanity (CIPECH-18), KIET Group of Institutions, Ghaziabad, India, pp. 251-255, Nov. 1-2, 2018.
19. Shreyashi, Shuchi Nagaria, Ankur Kumar and R.K. Nagaria, "A Novel Approach for Delay Variation Reduction in Domino Logic Gates using Keeper Circuit," 14th IEEE Proc. India Council International Conference (INDICON-2017), IIT Roorkee, India, December 15-17 2017.
20. Vivek Saraswat, Ankur Kumar, Pratosh Kumar Pal and R. K. Nagaria, "A Survey on Different Modules of Low-Power High-Speed Hybrid Full Adder Circuits," IEEE Proc. Uttar Pradesh Section International Conference on Electrical, Computer and Electronics (UPCON) GLA University, Mathura, pp. 334-339, Oct. 26-28, 2017, ISBN: 978-1-5386-3003-7.
21. Rahul Jain, Avaneesh K. Dubey, Vikrant Varshney, and R. K. Nagaria, "Design of Low-Power High-Speed Double-Tail Dynamic CMOS Comparator using Novel Latch Structure," IEEE Proc. Uttar Pradesh Section International Conference on Electrical, Computer and Electronics (UPCON-2017), GLA University, Mathura, pp. 223-229, Oct. 26-28, 2017, ISBN: 978-1-5386-3003-7.

22. Ankur Kumar, Sankit R. Kassa, Avaneesh K. Dubey, R. K. Nagaria and R. K. Singh, "Logical Effort Method for Dynamic Power and Delay Estimation of Multi-Threshold CMOS and Its Application in Low Power VLSI," Proc. International Conference on Advance Computational Technique in Information & Communication Technology (ICACTICT-16), KNIT Sultanpur, India, pp. 3-9, 23-24 September, 2016, ISBN: 978-9-3862-5600-3.
23. Thota Ravi Sankar, Sankit R. Kassa, R. K. Nagaria and Ankur Kumar, "Performance Analysis of Footed Quasi Resistance Scheme for Low Power VLSI Circuits," IEEE Proc. International Conference on Power Electronics, Intelligent Control and Energy Systems (ICPEICES'16), Delhi Technological University, Delhi-110042, India, pp.1-5, July 4-6, 2016, ISBN: 978-1-4673-8587-9.
24. Pratosh K. Pal, Avaneesh Kumar Dubey, Sankit R. Kassa and R. K. Nagaria, "Voltage Comparison Based High Speed & Low Power Domino Circuit for wide fan-in Gates," IEEE Proc. International Conference on Electron Devices and Solid-State Circuits (EDSSC'16), The University of Hong Kong, Hong Kong, pp. 99-102, August 3-5, 2016, ISBN: 978-1-5090-1830-7.
25. Avaneesh K. Dubey, R. K. Nagaria, Pratosh K. Pal, Rakesh K. Singh, "Enhanced Slew Rate, Constant-gm Rail-to-Rail OpAmp using 1:2 Current Mirror Biasing Technique", IEEE Proc. International Conference on Computing, Communication and Automation (ICCCA-2016), School of Computing Science and Engineering, Galgotias University, Greater Noida, U.P., India, pp.184, 29-30 April 2016, ISBN: 978-1-5090-1666-2.
26. Sankit R Kassa, R. K. Nagaria, "A Review on Robust Low Power System Level Digital Circuit Design Approaches in Nano-CMOS Technologies", Proc. International Conference on Computer and Communication Technology (ICCCT-2015), MNNIT Allahabad, pp.371-375, Sep. 2015, ISBN: 978-1-4503-3552-2.
27. Jyotsana Singh, RakeshK. Singh and R. K. Nagaria, "Design and Simulation of Differential Logic with Reduced Logic Tree for High Performance VLSI Circuits," IEEE Proc. Students' Conference on Engineering and Systems (SCES 2014), MNNIT Allahabad, pp.70, May 2014.
28. Sanchit Singhal, Sujeet Kumar, Shipra Upadhyay, R. K. Nagaria, "Comparative Study of Double Gate SOI FinFET and Trigate Bulk MOSFET Structures," IEEE Proc. Students' Conference on Engineering and Systems (SCES 2013), MNNIT Allahabad, pp.84, April 2013, ISBN:978-1-4673-5630-5.
29. Y. Krishna Mohan, A.K. Pandey, RakeshK. Singh and R. K. Nagaria, "New Domino Logic Designs for Static Outputs in Evaluation Phase for High Frequency Inputs", IEEE Proc. Students' Conference on Engineering and Systems (SCES 2013), MNNIT Allahabad, pp.87, April 2013, ISBN:978-1-4673-5630-5.
30. Priyanka Srivastava, Vishant, Rakesh K. Singh & R. K. Nagaria, "Design and Implementation of High-Performance Array Multipliers for Digital Circuits", IEEE Proc. Students' Conference on Engineering and Systems (SCES 2013), MNNIT Allahabad, pp.73, April 2013, ISBN: 978-1-4673-5630-5.
31. Sujeet Kumar, Sanchit Singhal, Amit Kumar Pandey, R. K. Nagaria, "Design and Simulation of Low Power Dynamic Logic Circuit Using Footed Diode Domino Logic," IEEE Proc. Students' Conference on Engineering and Systems (SCES 2013), MNNIT Allahabad, pp.87, April 2013, ISBN:978-1-4673-5630-5.

32. Amit Kumar Pandey, Suman Deep Kaur, Ram Awadh Mishra, and Rajendra Kumar Nagaria, "Leakage power reduction for domino circuits in 45 nm CMOS technologies", IEEE Proc. International Conference on Power, Control & Embedded Systems (ICPCES-2012), MNNIT Allahabad, pp. 1-5, December 2012, ISBN:978-1-4673-1049-9.
33. Pushpa Rani, Amit Kumar Pandey, R. K. Nagaria and R.A. Mishra, "A Survey on Different Keeper Design Topologies for high-Speed Wide AND- OR Domino Circuits", IEEE Proc. Students' Conference on Engineering and Systems (SCES 2012), MNNIT Allahabad, pp. 57, March 2012, ISBN:978-1-4673-0455-9.
34. Shipra Upadhyay, Prashant Shekhar, R. K. Nagaria and R.A. Mishra, "MOS diode based adiabatic logic circuits", IEEE Proc. International Symposium on Standards in Engineering and Technology (ISSET-2012), DTU, pp. 54-55, 2012.
35. Shipra Upadhyay, R. A. Mishra and R. K. Nagaria, "Comparative Performance of Irreversible Adiabatic Logic Circuits for Low Power VLSI Design," Proc. International Conference on Innovations and Advancements in Information and Communication Technology (ICIAICT-2012), Gautam Buddha University, Greater Noida, India, Vol.-III, pp. 379-386, March 2012.
36. Amit Kumar Pandey, R. A. Mishra and R. K. Nagaria, "Low Leakage Power in sub-45nm with Multiple Threshold Voltages and Multiple Gate-Oxide Thickness footed Domino Circuits", IEEE Proc. International Conference on Current Trends in Technology, (NUICONE- 2011), Institute of Technology, Nirma University, Ahmedabad, India, pp. 1- 5, Dec. 2011, ISBN:978-1-4577-2168-7.
37. Subodh Wairya, Garima Singh, Vishant, R. K. Nagaria and S. Tiwari, "Design Analysis of XOR (4T) based Low Voltage CMOS Full Adder Circuit", IEEE Proc. International Conference on Current Trends in Technology, (NUICONE-2011), Institute of Technology, Nirma University, Ahmedabad, India, pp. 1- 7, Dec. 2011, ISBN:978-1-4577-2168-7.
38. Subodh Wairya, Pankaj Kumar Tripathi, Rajendra Kumar Nagaria and Sudarshan Tiwari, "Novel Design Topologies for MOSCAP Majority Function Full Adder cells", Proc. International Conference on Frontiers of Computer Science (ICFoCS-2011), Atria Institute of Technology, Bangalore, India, pp. 55, August 2011.
39. B. Mohapatra, R.K. Nagaria and S. Tiwari "Protecting Multicast Session in Survivable WDM Mesh Networks", Proc.4th International Multi- Conference on Engineering and Technological Innovation (IMETI- 2011), Orlando, Florida, USA, Vol.2, pp.135-140, July 2011.
40. P. K. Sharma, Chavi Sharma, R. K. Nagaria, and T.N Sharma, "New Peak-to-Average Power Ratio (PAPR) Reduction Technique for OFDM System Using Selected Mapping with Zero Correlation Zone Sequence," Proc. International Conference on Advance in Electrical & Electronics Engineering, (ICAEEE – 2011), MIT, Moradabad, India, pp.1-2, Feb. 2011.
41. Rakesh Kumar Singh and R. K. Nagaria, "Performance Evaluation of Indirect Feedback Compensated CMOS CFA for Low Voltage VLSI Application," Proc. International Conference on Advance in Electrical & Electronics Engineering, (ICAEEE – 2011), MIT, Moradabad, India, pp. 30, Feb. 2011.
42. V. Narender, S. Wairya, R. K. Nagaria and S. Tiwari, "Design of High-Performance CMOS 1-Bit Full Adder Circuits for VLSI Application", Proc. International Conference on Advance in Electrical & Electronics Engineering, (ICAEEE – 2011), MIT, Moradabad, India, pp. 37- 38, Feb. 2011.

43. S. Wairya, Himanshu Pandey, R. K. Nagaria and S. Tiwari, "Ultra Low Voltage High Speed 1-Bit CMOS Adder" IEEE Proc. International Conference on Power, Control & Embedded Systems (ICPCES 2010), Allahabad, India, pp. 1-6, Nov./Dec. 2010, ISBN: 978-1-4244-8543-7.
44. Adarsh Kumar Agrawal, Shivshankar Mishra, and R. K. Nagaria, "Proposing A Novel Low Power High Speed Mixed GDI Full Adder Topology" IEEE Proc. International Conference on Power, Control & Embedded Systems (ICPCES 2010), Allahabad, India, pp. 1-6, Nov./Dec. 2010, ISBN:978-1-4244-8543-7.
45. Rakesh Kumar Singh, and R. K. Nagaria, "Comparative Study of CMOS-CFA Topology Suitable for Low Voltage Application" IEEE Proc. International Conference on Power, Control & Embedded Systems (ICPCES 2010), Allahabad, India, pp. 1-6, Nov./ Dec. 2010, ISBN: 978-1-4244-8543-7.
46. S. Wairya, P. K. Tripathi, V. Narender, R. K. Nagaria and S. Tiwari, "A New High-Performance Adder-Cell Design and Analysis with minimum Transistors" Proc. International Conference on Current Trends in Technology, (NUICONE-2010), Institute of Technology, Nirma University, Ahmedabad, India, pp. 1- 6, Dec. 2010.
47. B. Mohapatra, R. K. Nagaria and S. Tiwari, "Link Utilization in Survivable WDM Mesh Network," IEEE Proc. International Conference on Computer & Communication Technology, (ICCC- 2010), Allahabad, India, pp. 360-366, Sep. 2010, ISBN: 978-1-4244-9033-2.
48. S. Wairya, R. K. Nagaria and S. Tiwari, "Design of Low Power High Speed CMOS Digital Phase Locked Loop" IEEE Proc. International Conference on Advances in Information, Communication Technology and VLSI Design (ICAICV-2010), Coimbatore, India, ICA 99, August 2010.
49. S. Wairya, R. K. Nagaria and S. Tiwari, "New Design Methodologies for High-Speed Low-Voltage 1-Bit CMOS Full Adder Circuits" IEEE Proc. International Conference on Advances in Information, Communication Technology and VLSI Design, (ICAICV-2010), Coimbatore, India, ICA 98, pp. 1-6, August 2010.
50. S. Wairya, R. K. Nagaria and S. Tiwari, "A Novel CMOS Full Adder Topology for Low Voltage VLSI Applications" IEEE Proc. International Conference on Emerging Trends in Signal Processing & VLSI Design (SPVL-2010), Hyderabad, India, pp. 1142-1146, June 2010.
51. V. Narendar, S. Wairya, R. K. Nagaria and S. Tiwari, "Comparative Study of High-Speed Full Adder Circuits for Low-Voltage," IEEE Proc. International Conference on Recent advance in e-Communication and i-Technologies,(REACT-2010-OPPNET), Chennai, India, pp. 90, April 2010.
52. Rakesh Kumar Singh and R. K. Nagaria, "A New Performance Enhancement Technique of the Current Feedback Amplifier," IEEE Proc. International Conference on Advances in Computing, Control, and Telecommunication Technologies (ACT-2009), Trivandrum, India, pp. 695-701, Dec. 2009, ISBN: 978-1-4244-5321-4
53. Pankaj Kumar Sharma, R. K. Nagaria and T. N. Sharma, "PAPR reductions for OFDM scheme by new partial transmit sequence technique in wireless communication systems," IEEE Proc. International Conference on Computational Intelligence, Communication Systems and Networks (CICSyN - 2009), Indore, India, pp.114-118, July 2009, ISBN: 978-0-7695-3743-6.
54. B. Mohapatra, R. K. Nagaria and S. Tiwari, "Capacity utilization of protecting WDM optical networks for unicast and multicast traffic," IEEE Proc. International Advance Computing Conference (IACC-09), Thapar University, Patiala, India, pp.1146-1151, March 2009, ISBN: 978-1-4244-2927-1.

55. Pankaj Sharma, R. K. Nagaria and T. N. Sharma, "PAPR reduction for MC-CDMA scheme by partial transmit sequence techniques in wireless communication system," Proc. International Conference on Soft Computing (ICSC-08), Institute of Engineering & Technology, Alwar, India, pp.28, Nov. 2008.
56. Pankaj Sharma, Chhavi Sharma and R. K. Nagaria, "Performance of OFDM using space time turbo coding for future high data rate wireless communication system," Proc. International Conference on Recent Applications of Soft computing in Engineering & Technology, (RASJET-07), Institute of Engineering & Technology, Alwar, India, pp.374-378, Dec. 2007.
57. Pankaj Kumar Sharma, Chhavi Sharma, T. N. Sharma and R. K. Nagaria, "Serial Concatenated Codes using SISO module in wireless communication systems," Proc. International Conference on Advanced computing and communication Technologies, (ICACCT-2007), Asia Pacific Institute of Information Technology SD India, Panipat, India, pp.416-420, Nov. 2007.
58. Hari Kishore S., R. K. Nagaria and Asim Mukherjee, "Active Contours using Level sets without re-initialization for medical image segmentation" Proc. International Conference on Information & Communication Technology (IICT-2007), D.I.T. Dehradun, pp. 402-406, July 2007.
59. T.K. Bandyopadhyay, R. K. Nagaria, S.K. Sanyal and R. Nandi, "Lossless inductor using current feedback amplifier," IEEE Proc. International Symposium on Signals, Circuits and Systems (ISSCS 2005), Iasi, Romania, Vol.2, No.2, pp. 689-692, July 2005, ISBN:0-7803-9029-6.
60. R.K. Nagaria, A. Goswami, P. Venkateswaran, S.K. Sanyal, and R. Nandi, "Voltage- controlled integrators / differentiators using current feedback amplifier," IEEE Proc. International Symposium on Signals, Circuits and Systems (SCS 2003), Iasi, Romania, Vol.2, No.2, pp. 573-576, July 2003, ISBN: 0-7803-7979-9.
61. R.K. Nagaria, P. Venkateswaran, S.K. Sanyal, and R. Nandi, "Single – Tunable active – RC networks using current feedback amplifiers ", Proc. International Signal Processing Conference (ISPC), Dallas, Texas, USA, pp. 1-6, Apr. 2003.
62. R.K. Nagaria, P. Venkateswaran, S.K. Sanyal, and R. Nandi, "A new programmable universal filter using current feedback amplifiers", IEEE Proc. (ACE-2002), Kolkata, India, pp. 134-137, Dec. 2002.
63. R. K. Nagaria, P. Venkateswaran, S. K. Sanyal, and R. Nandi, "Digital Tuning of Analog Wave Processor," Proc. International Conference on Control, Instrumentation, and Information Communication, (CIIC-2001), Department of Applied Physics, University of Calcutta, pp.437-442, Dec.2001.
64. R. K. Nagaria and B. R. Vishvakarma, "Effect of Substrate Thickness and its Permittivity on the Radiation Characteristics of Microstrip Antenna", Proc. International Wireless and Telecommunications Symposium (IWTS'99), Shah Alam, Malaysia, May 1999.

Publication in National Conferences

1. Pankaj Sharma, Chhavi Sharma, R. K. Nagaria and T. N. Sharma, "Qualitative Teaching: A Milestone in Education Industry," Proc. National Workshop on Technical Manpower & Curriculum- The Critical Issues (TECHMAN-2010), MNNIT, Allahabad, India, pp. 215-221, October 2010.
2. Pankaj Kumar Sharma, R. K. Nagaria and T. N. Sharma, "An improvement of peak- to -average power ratio (PAPR) reduction in OFDM System using threshold selected mapping for wireless communication systems," Proc. 3rd National Conference on Computing for Nation Development: INDIACom-2009, Bharati Vidyapeeth's Institute of Computer Applications and Management, New Delhi, India, pp. 259-261, Feb. 2009.
3. Rakesh Kumar Singh, Shardul Verma, S. Wairya and R. K. Nagaria, "Realization of CFA based analog wave processors," Proc. National Conference on Cutting Edge Computer and Electronics Technologies- (CE)²T - 09, College of Technology, GBPUAT, Pantnagar, India, pp.537-541, Feb. 2009.
4. Pankaj Kumar Sharma, R. K. Nagaria and T.N. Sharma, "Peak to average power ratio reduction for OFDM using dynamic selected mapping" Proc. National Conference on Emerging Technologies (NCET-09), MIT, Moradabad, India, pp.385-389, Jan. 2009.
5. Pankaj Sharma, R. K. Singh, Pramod Sharma, R. K. Nagaria and T. N. Sharma, "A review report on valuation and exploitation of intellectual property," National Workshop on Intellectual Property (NWIP-2007): Strategies for Innovation, Generation & Protection, MNNIT, Allahabad, India, Dec. 2007.
6. Pramod Sharma, Pankaj Sharma, R. K. Singh and R. K. Nagaria, "Intellectual property policymaking trends & orientation for the development of technical assistance- A Review," National Workshop on Intellectual Property (NWIP-2007): Strategies for Innovation, Generation& Protection, MNNIT, Allahabad, India Dec.2007.
7. R.K. Nagaria "New voltage-controlled integrators / differentiators using current feedback amplifier," IEEE Proc. National Conference on Communication & Signal Processing (NCCSP-2007), Mumbai, India, April 2007.
8. R. K. Nagaria, Rakesh K. Singh and Indu Prabha Singh, "Electronically Tunable CFA- based differential integrator / differentiator," Proc.National Conference on Communication & Computational Techniques: Current & Future Trends (NCCT- 06), D.I.T. Dehradun, India, pp. 489- 491, Feb. 2006.
9. R. K. Nagaria and B. R. Vishvakarma, "Effect of Parasitic Element Loading on the Radiation Characteristics of Triangular Microstrip Stacked Antenna", Proc. All India Seminar on Trends in Personal & Wireless Communications, Institutions of Engineers (India), Bhubaneswar, April 1999.
10. R. K. Nagaria, "Green's Function Technique for Radiation Pattern Analysis of Ring Type Microstrip Antenna," Proc. National Seminar on Recent Trends in Communication (RTC-97), Regional Engineering College, Hamirpur (H.P.), India, pp. 63-66, Feb. 6-7, 1998.
11. R. K. Nagaria and A. K. Singh, "Tuning and Control of Fuzzy Systems using Parameter Estimation Technique," Proc. National Conference on Impact of Electronics on Automation: The Indian Scenario, University of Roorkee, India, Jan. 1997.

12. R. K. Nagaria and J. P. Saini, "Fuzzy Logic Concepts and Techniques for Engineering with an Application to PID Controller," Proc. Sixth Annual Conference of Vijnana Parishad of India, B.I.E.T., Jhansi (U.P.), pp.52, Dec. 1996.